Research articles

search articles

My Pages

Stat

Members: 3645
Articles: 2'506'133
Articles rated: 2609

27 April 2024

» arxiv » physics/0306017

Article overview

FPGA Co-processor for the ALICE High Level Trigger
G. Grastveit ; H. Helstrup ; V. Lindenstruth ; C. Loizides ; D. Roehrich ; B. Skaali ; T. Steinbeck ; R. Stock ; H. Tilsner ; K. Ullaland ; A. Vestbo ; T. Vik ;
Date:	2 Jun 2003
Subject:	Instrumentation and Detectors \| physics.ins-det
Abstract:	The High Level Trigger (HLT) of the ALICE experiment requires massive parallel computing. One of the main tasks of the HLT system is two-dimensional cluster finding on raw data of the Time Projection Chamber (TPC), which is the main data source of ALICE. To reduce the number of computing nodes needed in the HLT farm, FPGAs, which are an intrinsic part of the system, will be utilized for this task. VHDL code implementing the Fast Cluster Finder algorithm, has been written, a testbed for functional verification of the code has been developed, and the code has been synthesized
Source:	arXiv, physics/0306017
Services:	Forum \| Review \| PDF \| Favorites

No review found.

Did you like this article?

This article or document is ...
important:
of broad interest:
readable:
new:
correct:
Global appreciation:

Note: answers to reviews or questions about the article must be posted in the forum section.
Authors are not allowed to review their own article. They can use the forum section.

browser Mozilla/5.0 AppleWebKit/537.36 (KHTML, like Gecko; compatible; ClaudeBot/1.0; +claudebot@anthropic.com)

ScienXe.org
» my Online CV
» Free

News, job offers and information for researchers and scientists:

home

contact

sitemap